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There are presently image sensors based around compressed sensing that apply the 
fundamental theory to video acquisition; however, these imagers require specialized hardware 
modules that are not widely available and therefore are not currently practical for video sensing. 
To deliver a practical image sensor that applies compressive sensing, I propose an imaging 
system based on a GPU and an off-the-shelf conventional image sensor that takes advantage of 
parallel computations for efficient transforming of data to the compressed sensing domain. This 
imaging system, by taking advantage of GPU processing along with straightforward 
communication methods between the host and the GPU, easily accommodates algorithms that 
rapidly change the sensing basis, making compressed sensing more applicable despite the 
general lack of hardware. Simulation results show that the GPU based compressive sensing 
imaging system delivers a viable and practical imager that is able to quickly compress images, 
providing a real-time video encoder for low power systems. 
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CHAPTER 1  
INTRODUCTION 
Not much work has been done on examining the advantages of computing on the 
graphics processing unit when it comes to encoding signals with compressed sensing. By 
capitalizing on advancements in GPU architectures and compressive sensing encoding 
techniques, this work aims to present an imager that provides a feasible encoding platform using 
conventional off-the-shelf sensors. This thesis demonstrates a practical implementation of 
parallel compressed sensing (CS) encoding with the use of graphics processing unit (GPU) 
programed with a specialized language called CUDA and a software package called Arrayfire. 
1.1 Compressed Sensing  
In recent years engineers have been pushing the boundaries of Shannon-Nyquist 
sampling theorem which states the number samples needed to reconstruct a given signal. This 
has led to a series of mathematical equations [7] and technical principles being incorporated into 
a field called compressed sensing [3]. Compressive sensing allows for a more efficient way to 
sample and reconstruct signals compared to traditional data acquisition and reconstruction 
techniques, which may under use samples. 
Despite the extensive amount of applications, there isn’t much literature on the 
implementation of CS encoding methods for the GPU. In this thesis I take advantage of the 
computational gain that the GPU provides to create and imager that performs the encoding of an 
image in a compressed sensing domain.  
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1.2 Graphics Processing Unit 
Graphics processing units are highly parallel, multi-threaded, multiple core processors, 
which are gaining great popularity due in part to the large peak performances that the devices 
provide. Initially developed for graphics rendering, GPU’s have come a long way and are now 
known as computational workhorses because of the peak computational performance and high 
memory bandwidth [18]. Furthermore, GPUs are now used in an array of applications such as a 
molecular dynamics [20], computational finance [24] and other applications [15]. Efficient 
implementations of numerical algorithms on the GPU are difficult to develop due to the 
complexity of the architectures and their technical specifications [22]. In order to overcome this 
hurdle, in this thesis the use of a software platform called Arrayfire created by AccelerEyes aids 
in generating GPU code [21].  
1.3 Overview 
The remainder of the thesis develops the key principles that will be needed to understand 
the work being presented. In Chapter 2, a more extensive background of compressive sensing is 
given along with some present encoding methods. Chapter 3 presents an overview of GPU’s and 
the two GPU programming languages used in this thesis, along with several GPU code 
optimization techniques. I then provide an implementation which uses the theory of CS along 
with a GPU programed with Arrayfire and CUDA in Chapter 4. An introduction of NVIDIA's 
Jetson graphics board is presented in Chapter 5, as well as simulations and results. In the last 
chapter, I present my concluding remarks followed by possible directions in which this work 




CHAPTER 2  
COMPRESSED SENSING BACKGROUND 
Compressed sensing ((1], (2], (3]) is a signal processing technique for efficiently 
acquiring and reconstructing an undersampled signal by finding solutions to underdetermined 
linear systems. This is based on a principle that, through optimization, the sparsity of a signal can 
be exploited to recover said signal from far fewer samples than required by the Shannon-Nyquist 
sampling theorem.  
This chapter concentrates on CS encoding structures, adaptive compressed sensing and 
present CS hardware imagers. CS signal encoding from a basic mathematical standpoint would 
assist in understanding the difference in the different signal acquisition methods, and a 
description of present CS hardware will help demonstrate the benefits of the GPU CS imaging 
system. 
2.1 Compressive Sensing Encoding 
At its core, CS can be viewed as a mathematical framework that studies accurate 
recovery of a signal represented by a vector of length 𝐍 from 𝐌 ≪ 𝐍 measurements, ultimately 
performing compression and signal acquisition concurrently.  In CS, the signal 𝐱 is not acquired 
directly; instead 𝐌 ≪ 𝐍 linear measurements are acquired with Equation 1 below.   
 
 y =  Φx (1) 
   
In this equation, we refer to 𝐲 as the measurement vector, the samples obtained after 
compressed sensing.  
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 Φ, in Equation 1, is a M × N CS sampling basis. When constructing a sampling basis, a 
core CS principle that must be considered when seeking an application is incoherence [3]. 
Incoherence states that unlike the signal being sensed, the sampling basis must have an 
exceedingly dense representation in the CS basis Ψ . As it turns out, random matrices are largely 
incoherent with any fixed basis Ψ, for this work a random Gaussian matrix is derived and stored 
in memory.  
   
Figure 1: Compressed sensing sampling method 
Figure 1 shows a representation of the sensing method as a Hadamard product, while a 
mathematical representation is shown in Equation 2.  
 





     (2) 
From Equation 2, it is clear that as the number of random samples ( M) increases the 
complexity and execution time of the problem also increases. Performing this operation on a 
single threaded processor would be very time consuming, however by using a multithreaded 
processor the sampling operation can be parallelized by running each M operation on individual 




 Figure 2 – Parallel image sampling example 
This work’s main interest in compressed sensing is in constructing an image sensor that 
exploits signal structure in order to reduce the sampling rate and subsequent demands on signal 
storage. In this approach, the relevant information contents of a signal are used to determine the 
sampling rate rather than the dimensions of the space in which the signal is captured from. With 
compressed sensing we transform an image from raw format in the spatial domain into a random 
basis domain where less data is required to represent the image (Figure 2). 
2.2 Adaptive Compressed Sensing 
ACS (Adaptive Compressed sensing) ((5], (6]) is a variation of CS that takes into account 
the time domain as well as the spatial domain. Normal implementations of compressive sensing 
cameras are able to compress the spatial dimensions but the fact that they need to make 
measurements in a sequential manner before the scene changes makes them inefficient for video 
imaging. To take full advantage of compressed sensing and the compressive sensing cameras, we 
must find ways to exploit the temporal sparsity that is usually common in images.  
An application that implements ACS, called predictive video encoding (PVE) [26], is 
used in this thesis. PVE uses previously encoded information to form a model and predict how 
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upcoming information in the video should be encoded. The benefit being that predictive video 
encoding provides a real-time video encoding method, especially for low power mobile camera 
systems, without the high power consumption of modern video encoding standards such as 
H.264 and MPEG-4. The design reduces the power consumed by the entire video compression 
system by extending algorithm control all the way to the camera sensor itself. The objective of 
using predictive video encoding in this thesis is to implement an adaptive compressed sensing 
system with the GPU CS imager that reduces the amount of redundant information in a video 
signal, producing a more efficient and high-entropy signal. 
2.3 Image Sensing Hardware for CS 
Hardware designs have being developed for image sensors that exploit the compressive 
sensing theory. These designs are aided by the recent advances in CMOS technologies, while the 
feasibility of on-chip processing also continues to increase. As the GPU imager presented in this 
work is designed for encoding only, this section will cover only the encoding part of these CS 
imagers and will not discuss signal reconstruction. The advantages and disadvantages of these 
concepts will be discussed in addition to how they compare to our GPU imager.   
2.3.1 Single Pixel Camera 
Taking advantage of the CS theory is an image sensor called the “Single Pixel Camera” 
(SPC) [1]. The SPC has only one pixel to sense light, and records thousands of pixels one after 
the other to create an image. The SPC utilizes compressed sensing by first compressing the 
image data then recording it as opposed to conventional cameras that record millions of pixels 
then compress the data. This methodology, although seemingly counter-intuitive, drastically 
reduces redundant pixels. The SPC aims to address some of the difficulties of image acquisition, 
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the first being that when the desired image is not within the light wavelengths that silicon is 
sensible to, coincidentally same wavelengths at which humans see; image acquisition becomes 
much more expensive i.e. infrared sensors. Additionally the SPC resolves the data size problem 
in telecommunications as it reduces the amount of data representing a signal in situations where 
data transfer is expensive or slow. In both cases the SPC is a great solution as it minimizes cost 
per pixel and the compresses data needed to represent a scene.   
The SPC however, has its shortcomings. First, it is extremely slow; taking minutes to 
construct a scene where conventional cameras can complete the same task in milliseconds and 
second, it is very rare and expensive to create.  
2.3.2  CMOS Separable-Transform Image Sensor 
In addition to the SPC, one of the other proposed CS image sensors is the CMOS 
separable-transform image sensor introduced in [12]. This image sensor is unique in its 
architecture as it compresses images in the analog domain before they are converted into the 
digital domain through a digital signal processor then remaps the image using analog processing. 
Rather than sensing the pixel values for the image, the transform imager projects the image on a 
specific basis and produces the projection coefficients.  
The central ability of this imager is best described as a matrix transform Y =  ATPσB , 
where A and B are transformation matrices,  Y is the output, P is the image, and the subscript 𝜎 
denotes the selected sub-region of the image under transform. The image transformation and 
convolution are executed for distinct sub-regions of the image with 16 × 16 block sizes. 
Mathematically, the architecture computes the inner product of the incoming 2-D image with any 
matrix F that can be formed as the outer product of two vectors. The sensor performs the image 
transformation in two steps. The first step is focal plane processing along each column and 
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during sensing, a matrix multiplication using differential transistor in each pixel and Kirchhoff’s 
current law along the columns. The results of the first matrix multiplication are fed an analog 
vector- matrix multiplier to perform the second step, which consists of matrix multiplications on 
the array, before the analog to digital converter. While this design offers great power savings and 
simultaneous sensing/compression, the hardware used is also extremely specialized and is not 
necessarily suited for widespread use. 
2.3.3  CMOS Random Convolution Compressed Imager 
In another method, called CMOS Compressed Imaging (CCI) [10], the sensing model 
applied is a random convolution strategy. In this design, M random samples are collected from 
the convolution of an image with a random filter. The fundamental part of this imager can be 
described as an array of N × N standard CMOS Passive Pixel Sensors (PPS). The image 
acquisition process is achieved in the steps described below. 
 In the first step a pseudo–random sequence is generated with a Linear Feedback Shift 
Register (LFSR) is generated up to N-bit and then stored in memory. Then the output current is 
measured for each PPS, the sign of this current is adjusted by the 1-bit value of the 
corresponding sequence digit residing in memory. The current is then collected (addition or 
subtraction) according to Kirchhoff’s law on a wire connecting all pixels along each grid 
column. That output is converted to a digital value using an ADC which is in turn accumulated to 
form the final compressed image value. This process continues with slight variations until the 
system as the required number of samples for each frame. The system architecture of CCI has 
some drawbacks related to high power consumption, low sensitivity and increased difficulty in 
reconstruction as the sampling basis is not stored in memory. The system also assumes that the 
frame is completely still during sampling, making it impractical for most applications. 
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CHAPTER 3  
GRAPHICS PROCESSING UNIT 
Initially developed for fast and accurate rendering of graphics, GPUs could only be used 
through special graphics libraries. Recently, graphics processing units have moved away from 
simply rendering graphics. Today GPUs are widely used because of their large memory 
bandwidth and huge computational performance. A new field called general purpose graphics 
processing unit (GPGPU) has evolved to lead the application of GPUs for more varied purposes 
such as; molecular dynamics [16] and financial predictions [17].  The modern GPU is not only a 
powerful graphics engine but also a highly parallel programmable processor featuring peak 
arithmetic and memory bandwidth that substantially outperforms its CPU counterpart. 
Although GPU’s are now capable of delivering cost-effective and energy- efficient speed 
ups of common problems, the creation of efficient implementations remains a formidable task 
due to the complexity of the architecture and the technical specifications.  To alleviate some of 
the hurdles in developing working and efficient GPU implementations, I propose the use of a 
software platform call Arrayfire, created by AccelerEyes, which will be addressed later in this 
chapter. Arrayfire is able to accelerate algorithms in C/C++ through the creation optimized 
kernels (GPU functions) written in CUDA.  
3.1 CUDA 
CUDA “Compute Unified Device Architecture” [(16], (17], (18]] is a parallel computing 
platform and programming model invented by NVIDIA which, released in 2007, is in fact two 
separate things. The first is a parallel computing architecture which deviates from the special 
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graphics libraries commonly used for interaction with the GPU. The second is a set of 
instructions used for the implementation of algorithms as an extension of the C language.  
CUDA works as an intermediary between the CPU and the memory system associated 
with it, which is referred to as the 'host', and the GPU, with its memory will be referred to as the 
'device'. To begin computation on the GPU the programmer must first allocate and set memory 
appropriately, due to the fact that the CPU and GPU have separate memory buffers. Memory is 
managed on the GPU through CUDA mainly through two function cudaMalloc and 
cudaMemcpy [16]. The first takes care of the memory allocation process while the second 
function transports the information from the host buffers to the device buffers. 
Once data has been transferred to the GPU memory pool, the developer is able to use 
familiar tools to create functions called kernels that use parallel computation elements, known as 
threads. The procedure begins with the allocation of data both on the host and device, followed 
by copying of information from the host to the device. Then the GPU is instructed to perform 
computation and finally the result is copied back to the host from the device. 
3.2 Advantages of CUDA 
A great advantage of CUDA is the highly parallel nature of the architecture which has 
allowed the newer generation cards to redefine high performance computing [10]. This accounts 
for the capability of executing billions of calculations per second and is thus responsible for the 
surge of attention on GPU computing. Even with the possibility of tremendous computational 
gain, there are some drawbacks to using the GPUs. For example, the widely advertised speed ups 
and peak performance rates are usually not easily achieved. However, CUDA does allow the 
programmer a great deal of flexibility when implementing code, yet there exist some limiting 
factors. One such limiting factor deals with the performance rates where in order to reach the 
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largest Gigaflop counts, close to peak performance, computations should be carried out in single 
precision. The gap between the single and double precision computations may differ greatly 
depending on the GPU card being used. For my computations I use only single precision 
calculations. 
3.3 Arrayfire 
In general, programming on GPUs for scientific applications remains a difficult task due 
to the requirement that the user adjust to new programming paradigms. Arrayfire ((21], (23]) is  a  
software  platform  developed  at  AccelerEyes  that  allows  users  and  programmers  to  rapidly  
develop  GPGPU applications in C, C++, Fortran, and Python. 
Arrayfire is designed around a matrix holder object, the (array), which can hold many 
forms of data types including, floating point values (single and double precision), real or 
complex values and Boolean data. The Arrayfire (array) object also includes a wrapper that 
handles all the data transfers from CPU “Host” to GPU “Device”. For comparison a standard 
cuda memory allocation is shown below: 
int h_data[] = {1,2,3,4,5,6,7,8}; 
int *d_data = Null; 
cudaMalloc((void**)&d_data, sizeof(h_data)); 
cudaMemcpy(h_data, d_data, sizeof(h_data), cudaMemcpyHostToDevice); 
 
 
On the other hand, using Arrayfire the same code would look like: 
int h_data[] = {1,2,3,4,5,6,7,8}; 
af::array data(8,1,h_data,afHost); 
 
It’s clear to see the advantage Arrayfire gives in usability and ease of development. 
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Arrayfire arrays are multidimensional, can be generated via simple matrix creation 
functions such as (ones, randu, etc.), and can be manipulated with arithmetic and functions. The 
great advantage of Arrayfire is that minimal knowledge and time requirement are needed for 
implementations making it very attractive to those with experience in CPU based programming 
that wish to use a Graphical Processor for scientific purposes. 
3.4 Drawbacks to using Arrayfire 
The key reason for using Arrayfire is to try and capture greater computational 
performance while not having to become an expert CUDA programmer. However, there are 
multiple factors which contribute to the speedups achieved with Arrayfire. The most obvious 
factor affecting the speedup is based on which one of NVIDIA graphics card is being used by the 
board. The more advanced the card, the greater the speedup one can achieve [16]. Also, my 
particular implementation is quite unique; if this were a simple matrix-vector multiplication on a 
single set of data, Arrayfire would probably perform very well. However, this problem requires 
constantly indexing into new data locations. Arrayfire’s inability perform calculations could be a 
hindrance when compared to CUDA which lets the user implement this simultaneous indexing / 
computations.   
3.5 Zero Copy 
Arrayfire also has a major disadvantage in the specific GPU that we will be using. The 
Jetson TX1, which will be further described in Chapter 5, shares the same physical memory 
between the CPU and GPU. Therefore, with a tool provided in cuda called the “Zero Copy” we 
can access much faster host to device transfer times.  
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“Zero Copy” is a way to map host memory and access it directly over PCIe without doing 
an explicit memory transfer. It allows CUDA kernels to directly access the memory on the TX1 
host side. Rather than reading data from global memory (limit ~200GB/s), data is instead read 
over PCIe and is therefore limited by PCIe bandwidth (up to 16GB/s).  
For normal GPU applications where the device memory is separate from host memory 
zero copy offers no performance advantage. However, with the Jetson TX1 board equipped with 
a Tegra X1 processor this becomes very useful. The Jetson TX1 board has 4GB of physical 
memory that is shared by its ARM CPU and the NVIDIA CUDA GPU. If a cudaMemcpy Host-
>Device is done on the Jetson, the memory is simply being copied to a new location on the same 
physical memory and retrieving a CUDA pointer from it. For this reason zero copy is great in our 
application. 
3.6 Dynamic Parallelism 
To increase the performance of the GPU, dynamic parallelism is implemented in the 
CUDA code.   Dynamic parallelism lets a kernel running on the GPU to invoke another kernel 
allowing for more adaptive parallelism and a more natural implementation of many parallel 
algorithms. Although there is an overhead cost of launching the children threads, for a problem 







CHAPTER 4  
GPU CS IMAGER 
As an alternative to the CMOS transform imager and the CMOS random convolution 
compressed imager (CCI), I propose a compressed sensing module embedded into or alongside 
the image sensor, directly downstream of the analog to digital converter (ADC). Rather than 
implementing random convolutions or analog computations, the GPU CS imager utilizes a 
Gaussian random matrix as a sensing basis and samples images in the digital domain using 
block-based compressed sensing [27]. This imaging system, using a conventional camera, allows 
for the real-time compression of larger images than the CCI is currently capable of while also 
requiring less complexity on the part of the sensor when compared to the CMOS Transform 
Imager.  
 
Figure 3: GPU CS imager 
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In my proposed solution matrix – vector multiplications are performed on the signal and 
random CS matrix using a dedicated hardware module, a graphics processor. The challenges in 
achieving this task both theoretically and in terms of hardware design can be reduced 
substantially when considering finite-dimensional problems in which the signal being measured 
can be represented as a discrete finite-length vector. In this arrangement the signal is a  N × 1 
matrix while the sampling basis is a M × N matrix, with M being the number of samples being 
taken from the signal as represented in Figure 4. 
 
Figure 4: GPU Sampling Model 
The sampling operation; usually performed on a digital signal processor or an analog 
processor, as described in Chapter 2, is of the form in Equation 2. In this case N represents the 





Figure 5: GPU dynamic parallelism 
 
To perform the sampling operation in parallel each frame block is launched as an 
individual thread, then using dynamic parallelism, each thread launces many more child threads 
based on the blocks row size and the basis dimension.  Each child thread loops through the basis 
dimensions, multiplying and accumulating across rows and columns. The result is an M length 
array representing the block in the compressed sensed domain.  
4.1 Accelerated adaptive compressed sensing  
An advantage of the GPU CS imager is its ability implement and accelerate compressed 
sensing applications such as adaptive compressed sensing. This work uses the GPU CS imager as 
a pre-compression camera sensor; applying a quad-tree based configurable basis and block 
sampling method [26] to improve the efficiency of compressed sensing with conventional 
cameras. In this system each incoming frame is handled as a collection of M X M blocks. 
Compressed samples are taken from each block and then background subtraction is performed on 
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the blocks in the compressed domain. The following frame is sampled based on the non-static 
block segments of the previous frame. In this method we take full advantage of the CS theory by 
exploiting spatial and temporal sparsity to capture fewer measurements than required in spaces 
that are decided to be irrelevant, and accumulating additional measurements from regions of an 
image that are essential. An example of the adaptive compressed sensing system performing 
background subtraction and object tracking is shown in Figure 6. 
 
 
4.1.1 Design Flow  
To implement background subtraction based adaptive compressed sensing system on the 
GPU Imager, an application was developed that down-samples incoming frames on the GPU and 
returns compressively sensed samples to the host. The application receives a frame, a sampling 
basis, and a linked-list of block segment addresses and sizes. It then transfers the data as an array 
to the GPU using zero-copy. Raw image data is stored in pinned memory so no CudaMemcpy is 
Figure 6: Background Subtraction in CS domain 
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necessary (see code snippets in Appendix A and B for more information). The program performs 
down-sampling by iterating through the linked-list before transferring the resulting data back to 
the CPU. A major concern with the system is that the GPU could run out of memory in certain 
sequences due to the large image data being stored, for this reason dynamically allocated 
memory is carefully managed and calculations are performed to ensure that GPU memory is not 
overfilled when downsampling. 
 







CHAPTER 5   
RESULTS AND ANALYSIS 
5.1 GPU Board  
The GPU board used for the experiments is a Jetson TX1 [25]. It uses an NVIDIA GPU 
for graphics computations. The GPU used is a 256-core Maxwell GPU which provides 
1TFLOPS of FP16 compute performance. The NVIDIA Jetson TX1 system-on-chip (SoC) 
(Figure 8) provides a graphics card within an embedded system equipped with an ARM 
processor and is a great fit for the problems addressed in this thesis. 
 
 
Figure 8 – Jetson TX1 
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The TX1 has 256 CUDA compute cores capable of operating at 998.4MHz. Along with 
its quad core ARM Cortex – A57 CPU it allows us to implement the system detailed in Figure 3 
on a single board while typically consuming only between 8 to 10 watts, and up to 15 watts when 
fully utilized.  
5.2 Parallel Computing 
While C is an obvious choice for CPU programming languages in terms of performance, 
there are multiple languages to choose from when programing a GPU; such as CUDA, OpenCL 
and Arrayfire. While, all GPU programming languages have positives and drawbacks, the main 
objective is finding the one that works best with the particular application. With that in mind two 
different systems were created, one using Arrayfire and the other using native CUDA, the 
performances of both systems are discussed in the following sections. 
5.3 Test Environment 
The CPU used in executing all of the methods and thus being compared to the GPU is a 
Cortex A57 chip. These chips are quad core processors with a clock speed of 1.91GHz. These 
experiments were performed on NVIDIA’s JETPACK v2.3.1 with the 64 bit Linux for Tegra 
v24.2.1 operating system platform. These results might be slightly different if performed on a 32 
bit kernel build or a different compiler. The simulations were implemented using Arrayfire v3.4 
and CUDA v7.0 respectively, with GCC v4.8.5 used for compiling. 
5.4 Results 
The results from the two GPU implementations of adaptive compressive sensing and the 
CPU only non-adaptive background subtraction and object tracking algorithms are presented in 
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this section along with a discussion of the simulations. The main points of comparison are 
between the run times for the C programming language implementations running on the host 
machine and the run times for the GPU compressed implementations created with CUDA and 
Arrayfire. Plots and tables showing run-time through frames of two video sequences, 
(640 𝑋 360) and(1920 𝑋 1080), are presented. 
  
 
Figure 9: Background subtraction for a 640 X 360 video sequence 
 
Figure 9 shows a comparison between a background subtraction on the GPU compressed 
image and a pixel level background subtraction. Arrayfire offers a disappointing return as it is 
much slower than the CUDA adaptive compressed sensing and CPU pixel level versions of 
background subtraction because of the large amount of time it spends compressing the image. 
This is due to the fact that Arrayfire code is not simultaneously performing computations on the 






















































































Figure 10: CUDA vs CPU 640 X 360 frame size 
Figure 10 displays a clearer representation of the GPU performance by excluding 
Arrayfire’s part. Over the course of the video sequence the CUDA code offers a noticeable 
increase over the CPU only version.  














































































640 X 360 video speedup 
 CPU CUDA(GPU) Arrayfire(GPU) 
Average time per 
frame (sec) 
0.0235 0.018 0.152 
Speedup over CPU 0 1.3 NULL 
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Table 1 displays the average time per second for each system. Pixel-level based 
background subtraction runs at an average of 43 frames per second, while adaptive compressed 
sensing based background subtraction runs at an average of 55 frames per second. 
 
 
Figure 11 : Background subtraction for a 1920 X 1080 video sequence 
 
Figure 11 shows the runtime for each background subtraction method on a larger frame 
size. As the frame size increases the Arrayfire version lags further behind. The overhead in 
indexing, extracting and then performing the inner product becomes too costly when the image is 




















































































Figure 12: CUDA vs CPU 1920 X 1080 frame size 
 
In Figure 12, Arrayfire’s results are excluded from the plot leaving a better comparison of 
GPU vs CPU performance. 
 Table 2: Video Sequence 2 GPU speedup 
 
1920 X 1080 video speedup 
 CPU CUDA(GPU) Arrayfire(GPU) 
Average time sensing 
(sec) 
.204 0.150 2.117 

















































































Table 2 shows the average time per second on the larger frame size for each system. Pixel-
level based background subtraction runs at an average of 4.9 frames per second, while adaptive 
compressed sensing based background subtraction runs at an average of 6.6 frames per second. 
These results show that although Arrayfire allows for quick prototyping of scientific 
solutions on the GPU, CUDA is a better option when seeking acceleration of complex and 
unique problems. Also, while there is an increase in the CUDA based adaptive compressive 
sensing code the actual benefit of the system is in scenarios with multiple video streams. In such 
cases the multiple GPU CS imagers compress frames and then transfer the information to a 
central processor. Rather than analyze multiple full size images, the central processor only 












CHAPTER 6  
CONCLUSION 
This report explores the use of a graphics processing unit to improve the viability and 
applicability of compressed sensing imaging systems. Without a practical, accessible imager 
compressive sensing will continue to be a pertinent theory, yet unfeasible for widespread 
utilization. In order to address this problem a graphics processor has been employed to reduce 
the amount of overhead, in the form of computational time and power, needed to successfully 
implement compressive sensing techniques and algorithms on an off-the-shelf convention 
camera. The GPU CS imager allows applications to leverage compressive sensing in spite of the 
overall lack of hardware in the field. Also, due to the ease of communicating with the GPU, the 
GPU CS imager reasonably accommodates algorithms that rapidly change the sensing basis.  
Exploiting the GPU CS imager, a solution for fast down-sampling of video frames using 
reconfigurable bases similar to the function of an embedded sensor has been proposed. Through 
simulations we can conclude that Adaptive compressed sensing using GPU CS imager provides a 
suitable application for compressed sensing as it increases the processing rate of several image 
processing systems with little added complexity in the form of the image sensor. One such image 
processing algorithm, background subtraction and object tracking, is addressed in this thesis to 
demonstrate the possible benefits the GPU CS imager.  
6.1 Future Work 
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A possible direction for this work to continue would be to implement an FPGA into the 
design instead of a GPU. The benefit of using an FPGA is the ability to create an application 
specific hardware that contains only the necessary components to perform the desired operation 
allowing it to operate at a much faster rate. Compressed sensing in the digital domain using 
random convolution in hardware requires extensive “multiply and accumulate” (MACC) 
operations. Numerous MACC modules can be implemented on slices that are embedded into 
some moderns FPGA’s. Another benefit of FPGAs is that the many SIMD units present in 
GPU’s consume energy even if they are not in use, but if hardware can be configured to consist 
of only the necessary units then we can reduce power usage. The foremost issue with an FPGA 
implementation is developing a communication module between the FPGA performing the 
sampling operation and the CPU processing the compressed samples when the system requires a 













ARRAYFIRE CODE WALKTHROUGH 
 




Code snippet 1 shows a sample of the code used to initialize and allocate pinned memory 
for employing zero-copy pointers with Arrayfire. Also, the snippet contains code to reset the 




Code Snippet 2: Arrayfire GPU Downsample 
 
The Arrayfire code takes advantage of Arrayfire’s Just-in-time option as shown in code snippet 2. The 
sequencing of indexing into the frame, extracting each block, and performing the computations are left up to 







CUDA CODE WALKTHROUGH 
 
 




Code snippet 3 shows a sample of the code used to initialize and allocate pinned memory 
for employing zero-copy pointers with CUDA.  
 
Code Snippet 4: CUDA Vector-Matrix Multiplication 
 
Code snippet 4 shows a sample of the code used to initialize and allocate pinned memory 
for employing zero-copy pointers with Arrayfire. Also, the snippet contains code to reset the 




Code Snippet 5: CUDA dynamic parallelism parent kernel 
As show in code snippet 5, the parent kernel launches multiple child kernels in the form of 




Code Snippet 6: CUDA downsampling preparation 
 
Code snippet 6 shows the how the system is prepared for liked-list to array conversion. 





Code Snippet 7: CUDA downsampling 
 
The linked-list to array conversion as well as the dynamic parallelization parent kernel 
call, are shown in code snippet 7. The conversion retains only the data required for 




Code Snippet 8: Free allocated Memory 
 
Lastly, code snippet 8 shows the function that frees all memory used by the GPU, 
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